LOW-POWER DIGITAL SIGNAL PROCESSING USING APPROXIMATE SPINTRONIC ADDER

SHAIK SHABREEN BANU[1], DR.KAVITHA.R.S[2]
[1]PG SCHOLAR.DEPT OF ECE, GATES INSTITUTE OF TECHNOLOGY, AP, INDIA
[2] ASSOCIATE PROFESSOR, DEPT OF ECE, GATES INSTITUTE OF TECHNOLOGY, AP, INDIA

Abstract: A new computing paradigm known as approximate computing (AC) have evolved lately, and it may trade off precision for power, area, and latency in applications like as image processing. Due to MTJ cells' near-zero current leakage, these breakthroughs in AC may be furthered. Their non-volatility of MTJs means that an MTJ-based circuit may be entirely off throughout idle cycles either losing data or requiring additional components. MTJ-based approximation full-adder circuits were suggested and tested in this work. Thereafter, the suggested one-bit accuracy-adaptive adder circuits were expanded to an eight-bit precision-adaptive adder.

1.INTRODUCTION

Logic and memory components purely based upon CMOS technology are under fire for their high power resources as a result of the rapidly increasing leakage currents inside the newest CMOS technologies. Throughout addition to slowing down CMOS integrated circuits' size reduction trend, that obstacle renders energy efficiency an extremely tough aim to fulfil.

CMOS electronic components have become the subject of a number of recent studies aimed at reducing their power consumption. For example, researchers suggested solutions at the gate & RTL levels (such as clock gating) as well as algorithm as well as system levels (such as approximation computing (AC)) (e.g., dynamic voltage scaling). A hybrid CMOS/magnetic tunnel junction (MTJ) design has recently been developed as an alternate design strategy to overcome the constraints of CMOS technology. In terms of leakage current/power, these hybrid systems have a lot of promise. Additionally, MTJs have significant features that make them suitable for hybrid circuit design. For non-volatile memory cells able to store elementary logic functions, 1 intriguing characteristic is the ability to be non-volatile. By reducing transactions of interconnections between memory and processor units, these feature enables computing-in-memory (CiM) architectures, resulting in even greater

savings regarding power, space, and performance Additionally, the non-volatility using MTJs makes it possible to use current power saving methods like power gating with normally-off processing to save even more power and energy.

It's possible to save even more power by combining hybrid CMOS/MTJ designs as well as the AC notion into one circuit/RTL-level technique. When using AC, we sacrifice some accuracy to save power, but in other circumstances, like picture processing, this is acceptable since complete precision isn't required.

Two MTJ-based approximate 1-bit adder circuits are proposed in this article, both of which are low-power and high-performance. We use the non-volatility using MTJs for AC in our accuracy-adaptive multiple-bit adders somewhere at RTL level. For just an acceptable balance between accuracy and efficiency, the suggested accuracy-adaptive technique dynamically adjusts the adder circuit's precision. A Gaussian filter employs 8-bit full adders just at system level enabling approximate picture processing.

2.LITERATURE SURVEY

Approximate multipliers based on new approximate compressors by D. Esposito, A. G. M. Strollo, E. Napoli, D. De Caro, and N. Petra

Digital design was undergoing a shift toward approximating computation in order to increase speed and power efficiency. A new technique for designing efficient approximation multipliers is presented in this study, which makes use of innovative approximate compressors. We were able to generate approximating multipliers for just a variety of operand lengths that used the suggested technique as well as a 40-nm library. When compared to other approximation multipliers, the suggested circuits have a higher power or speed while yet maintaining a higher level of accuracy. The study also discusses adaptive minimum mean squares filtering & image filtering applications.

Design methodology to explore hybrid approximate adders for energy-efficient image and video processing accelerators by L. B. Soares, M. M. A. da Rosa, C. M. Diniz, E. A. C. da Costa, and S. Bampi,

Approximate adders with multi-constant multiplication optimization problem exploration are proposed in this study. A search heuristic is being used to find faster and more feasible approximations for something like the architectures under evaluation, as well as low-power techniques are used to design hybrid approximate

adders for accelerators predicated on shift-and-add trees. High performance evaluations are carried out just by exploring parallel prefix adders as well as low power analyses are carried out by using an adder optimised by such a commercial synthesis tool throughout. In addition, for the state-of-the-art approximation adders being evaluated in this work, modifications are recommended. In order to evaluate the suggested strategy, two case studies were examined: Gaussian image filtering and the Sobel operator are two examples of these two techniques. According to the suggested technique, high-speed integrated circuits hardware description language was used to design accurate and approximate image filters. Following the 45-nm standard cell-based synthesis, energy savings ranging between 7.7 percent to 73.2 percent were seen for a variety of applications undergoing investigation..

Low-power digital signal processing using approximate adders by V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy,

For every input pattern, these work provides a unique formal technique to properly calculate the EP & MED of approximation adders with a linear timespace complexity. Using the suggested technique, we were able to reliably calculate the error metrics of large approximation adders at a 150 times quicker rate than using Monte Carlo sampling methods. Using the suggested error-metrics computation, we create AxMAP, a design tool that generates energy-efficient approximation adders based on any given input pattern. When used in image processing, AxMAP generates more than 150 distinct adder designs, all of which outperform current state-of-the-the-the-art approximation adders in terms of performance and energy economy.

In the field of low-power integrated circuit design, approximate computing has lately attracted substantial research interest as a potential technique. Several accuracy variable adder designs have indeed been created inside the past to support dynamic degrees of approximation. However, since they depend on redundant processing or sophisticated carry prediction, such systems often have high area overheads. Adding circuitry for error detection and repair to some of these systems expands their surface area even more. There really is no redundancy or error detection/correction circuitry in just this study, and we utilise extremely rudimentary carry prediction to examine a simple yet adjustable adder architecture.

A high-performance and energy-efficient FIR adaptive filter using approximate distributed arithmetic circuits by H. Jiang, L. Liu, P. P. Jonker, D. G. Elliott, F. Lombardi, and J. Han

This work proposes an approximate distributed arithmetic (DA) circuit-based fixed-point finite impulse response adaptive filter. Using radix-8 Booth algorithm is employed throughout this design to decrease the amount of partial products inside the DA architecture, however multiplication is not done directly. Partially created products are also approximated via the use of input data truncation and error correction, as well. Again for accumulation of incomplete products, an approximation Wallace tree has been proposed to cut hardware costs even more. Because of this, the suggested design's latency, size, and power consumption have been drastically decreased. Application of either a 48-tap bandpass filter as well as 103-tap high pass filter demonstrates that perhaps the approximate design achieves a comparable level of precision as the precise design. It does have a lower steady-state mean squared error as well as a smaller normalised misalignment than the current state-of-the-art adaptive filter utilising bit-level pruning throughout the adder tree (referred to as the delayed least mean square (DLMS) design). The suggested design achieves on average a 55% decrease in energy per operation (EPO) as well as a 3.2x increase in throughput given area compared to a more precise design. Furthermore, the suggested design reduces EPO by 45 to 61 percent over the DLMS design. If you use a cerebellar model with an approximation adaptive filter, you get a retinal slip equivalent to employing an exact filter. There is reason to believe that approximation circuits may be successfully integrated into high-performance, energy-efficient systems used in error-tolerant applications.

3.EXISTING SYSTEM

Start by removing input "A" from either the traditional adder a little at a time to produce an approximation Adder having fewer input gates. However, this cannot be done arbitrarily. Schematically the input A, B, and Cin doesn't really short or open any circuits. Additionally, the FA truth table must be little affected by the simplification process. In all of the aforementioned examples, there is indeed a single Cout mistake and 4 Sum errors.

Architecture of 8 Bit approximate adder

A novel half-and-full adder architecture has been presented here since we know that for 8-bit addition, there really are seven full

adders and one half adder. As a result of this new 8-bit design, we are able to add some mistake to the lsb of the adder. There is also no carry generating unit in the approximately half and full adder. Because there is no carry generated just on third LSB bit, we wouldn't need a full adder here, so instead we have used a suggested approximate half adder. Then we use five full adders for something like the fourth and final LSB bit because that's all we need. As could be shown, by using SPAA matrices as well as a low error generation, we are able to decrease the hardware requirements.



Fig. 1 shows the existing approximate adder

4. PROPOSED METHOD

Let's start with a basic (accurate) complete adder whose outputs (Cout and Sum) could be stated by (2) and (3) as functions of both the inputs A, B, and Ci before moving on to more complex AMFA circuits.

$$C_{out} = A.B + A.C_{in} + B.C_i \quad (2)$$

$$\text{Sum} = A \oplus B \oplus C_i. \quad (3)$$

Only two input combinations, ABCi = "0000" and ABCi = "111" [34], have a significant effect on the output Cout & Sum of something like the baseline full adder. Output Cout will give us two incorrect results out of eight (a 25% error rate) as well as an error distance of 1. Because an incorrect Cout propagates to subsequent stages and resulting in even more incorrect results, we chose to estimate Sum rather than specify Cout = Sum.

Their sum output is approximated as Sum = Cout, and two new non-volatile MTJ-based approximation 1 bit complete adders are proposed. A complete adder with both the unique virtue of being able to be adjusted for accuracy is also on the table, and we plan on incorporating it into our accuracy-adaptive adder.



Fig. 2 shows the proposed sequential AMFA (S-AMFA)

following (3) and employs three parallel MTJs to carry out the majority function of Cout. Pre-charge sense amplifier (PCSA) circuit is illustrated in Fig. 3(a) (designated MTJ tree), which connects the majority as well as its complement circuits Inside this following equations, overall total resistance of something like the right and left branches was stated:

$$R_{\text{Right}} = R_A \parallel R_B \parallel R_{Ci}$$
$$R_{\text{Left}} = R_{\overline{A}} \parallel R_{\overline{B}} \parallel R_{\overline{Ci}}. \quad . (5)$$

It is possible to switch between anti-parallel as well as parallel MTJs by setting the adder's inputs [designated A, B, and Ci in Fig. 3(a)] to the logic value "1". This lower resistance of something like the right branch discharging the ASum node quicker than that of the Cout node when the circuit enters signal evaluation phase (i.e., Clk moves to logic value "1"). MP1 transistor was turned on and Cout is connected to VDD whenever the Cout voltage exceeds the threshold voltage of something like the MP1 transistor. This same ASum net then discharged to create the logic value "0." The left MTJ branch has a lower resistance and operates quicker to produce ASum = "1" and Cout = "0" when there are less than two inputs with both the logic value "0." For the left and right branches of both the S-AMFA circuit, effective resistance is shown in Table I.

3 serial or parallel MTJs may be used to implement various MTJ networks. The overall resistance of both the MTJ network inside the serial version runs from 3RAP to 3RP, which would be 9 times larger than the amount resistance of the distributed computation (with the total resistance of RP/3 to RAP/3). A PCSA circuit discharges that node associated with both the branch that has the lowest overall resistance, like previously explained. The suggested S-AMFA operates quicker than just the MFA proposed by [18] and [20] also because MTJ network with both the greater resistance discharges slower.

B. PROPOSED SIMPLIFIED SEQUENTIAL AMFA

As a result of the increased resistance differential between both the left and right branches, overall read stability reduced sensing latency are improved. The

reconfiguration the MTJ cells consumes the majority of energy, hence the suggested S-AMFA would have a high switching power consumption [18]. As a solution, we've proposed a new design we're calling "simple sequential AMFA" (SS-AMFA), which utilises both a fixed and an adjustable MTJ tree to solve this problem. Overall dynamic power consumption of both the S-AMFA is reduced by removing one of several reconfigurable MTJ branches into SS-AMFA. At the expense of a minor delay and a slight loss in readability, this may be achieved. Let's take a deeper look at how the S-AMFA circuit works in order to put this concept into practise. An S-AMFA output of "1" means that now the left branch equivalent resistance was RAP RAP RP or higher, while RAP|RP|RP or lower means that the right branch equivalent resistance is like RAP| RP || RP. Because of this, we recommend replacing the MTJ tree seen in Fig. 3(a) with the one depicted in Fig. 3 (b).

As long as the SS-AMFA has at least two "0" inputs, then left branch's equivalent resistance remains lower than with the fixed branch (RP/2). In this case, Cout accepts the "0" logic value since it discharges quicker than ASum. RP/2 is greater than RP||RP ||RP or RAP || RP ||RP, which would be the equivalent resistance of something like the left branch whenever at least two inputs were "1," for example. Due to fewer reconfiguration MTJs & fewer write circuits required by the SS-AMFA architecture, it has superior area efficiency than the S-AMFA.

C. Proposed Accuracy-Adaptive AMFA

Another control signal is used to switch between "accurate" or "approximate" mode for the S-AMFA & SS-AMFA (CS). In approximation mode, this same adaptive AMFA (A-AMFA) is indeed an accuracy-adaptive magnetic adder which only functions when the most significant input bits were "1," implying that perhaps the data inside the lower order bits would be of little importance. As soon as both MSBs become "1," A-AMFA deactivates this control signal. To make use of the intermediate bits, this adaptive full-adder works correctly even when any of the MSBs were "0."

MSBs "1" in A-AMFA (Fig. 4) will cause CS to get into the low state, which will cause the sum circuit to just be turned off. Sum's outputs also reach a high impedance condition, and Cout is an equivalent output of ASum via TG0.

CS enters a high state when at least one MSB is "0." MP0 and MN0 power the Sum circuit back on when TG0 goes off. As a result, the adaptive circuit is operating inside

an accurate mode since ASum is generating correct outputs. As a result, we can take use of both the SS-energy AMFA's efficiency and the S-performance AMFA's advantage as that of the circuit's primary adder.

According to the precision, speed, and power of the dividing technique, it is divided. [8] The approach employed in [8] may be used to test precision performance of both the adder, & then perhaps we can alter the partition to match the requirements [9, 10]. It is therefore possible to minimise power consumption by using fewer bits in the correct component. In the current study, 16-bits were separated equally into correct and inaccurate parts based on the specified partition technique [8].

3.2.2. Design of **the Accurate Part**

8 bits are used to represent the incorrect component and 8 bits are used to represent the exact part in our updated 16-bit ETA proposal A more precise portion will have a lower total delay, therefore the adder for that section does not have to be any quicker. Accurate measurements are made using the most energy-efficient Ripple Carry Adder (RCA).

3.2.3. Design of **the Inaccurate Part**

The speed, precision, and power consumption are all determined here, number one spot part of the design process. A Carry Free Addition Block (CFAB) and a Control Block are included (CB). Fig. 3.3 shows the schematic of the updated OR block. Two additional transistors are employed in the proposed approach OR block-1, which input was dependent on the CTL signal, which would be a control signal that comes out of the Control Block (CB). A regular OR operating mode is maintained whenever CTL = 0, with Ml on again and M2 off. Whenever CTL is 1, Ml was turned off and M2 was turned on, therefore the property is set to '1'. The suggested block shown Fig. 3.3 (b) has a problem since it includes an NMOS pass transistor inside the output node, and because they know the NMOS is bad at passing strong logic '1,' we will receive degraded output values when connecting to VDD. To get around the difficulty of passing high strong logic "1," we came up with a new OR block-2 that uses PMOS transistors instead of NMOS and reconfigures the transistor connections as illustrated in Fig. 3.3. (c).





5. SIMULATION RESULTS



Fig 8.1 Simulation Result of adder

A=21, B=11, and the ultimate result is 32 in this case.

Table 8.1 Comparison of power and delay

	EXISTING SYSTEM	PROPOSED SYSTEM
AREA	29	22
DELAY	18.309ns	13.18ns
POWER	0.308	0.308

6.CONCLUSION

Another low-power adder design strategy based on such an accuracy-adaptive technique and two new non-volatile AMFAs has been suggested. There are several imprecision-tolerant applications that might benefit from the suggested AMFAs. These applications include image and signal processing. According to image processing simulations, considerable power savings (up to 47 percent) may be achieved while losing

a minor amount of reliability and precision (19 percent SSIM decrease and 14 percent PSNR reduction). The suggested parallel MTJ network for AMFAs, as opposed to a serial network in earlier non-volatile MFAs, could result in some kind of a propagation latency reduction of approximately to 94%.

Especially compared to typical AMFAs, adaptive techniques presented in this article may enhance PSNR and SSIM by 11 percent and 19 percent, as well as accuracy by 26 percent error rate with 74% NED, at the expense of a little area and power excess.

With order further to decrease leakage current & standby power, this circuit's full non-volatility feature also enables the circuit to shut down fully when in idle states, with really no data loss or requirement for an extra component enabling state backup/recovery.

BIBLIOGRAPHY

[1] N. S. Kim et al., "Leakage current: Moore's law meets static power," Computer, vol. 36, no. 12, pp. 68–75, Dec. 2003.

[2] B. Hoefflinger, "ITRS: The international technology roadmap for semiconductors," in Chips 2020 (The Frontiers Collection). Sindelfingen, Germany, 2011, pp. 161–174. [Online]. Available: http://www.itrs2.net/2011-itrs.html

[3] W. Zhao, E. Belhaire, C. Chappert, and P. Mazoyer, "Power and area optimization for run-time reconfiguration system on programmable chip based on magnetic random access memory," IEEE Trans. Magn., vol. 45, no. 2, pp. 776–780, Feb. 2009.

[4] H. Cai, Y. Wang, L. A. De Barros Naviner, and W. Zhao, "Robust ultralow power non-volatile logic-in-memory circuits in FD-SOI technology," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 64, no. 4, pp. 847–857, Apr. 2017.

[5] R. Rajaei and S. B. Mamaghani, "A nonvolatile, low-power, and highly reliable MRAM block for advanced microarchitectures," IEEE Trans. Device Mater. Rel., vol. 17, no. 2, pp. 472–474, Jun. 2017.

[6] G. Pouiklis and G. C. Sirakoulis, "Clock gating methodologies and tools: A survey," Int. J. Circuit Theory Appl., vol. 44, no. 4, pp. 798–816, Apr. 2016.

[7] A. Amirany and R. Rajaei, "Low power, and highly reliable single event upset immune latch for nanoscale CMOS technologies," presented at the Iranian Conf. Electr. Eng. (ICEE), 2018.

[8] H. Cai, Y. Wang, L. A. B. Naviner, Z. Wang, and W. Zhao, "Approximate computing in MOS/spintronic non-volatile

full-adder," in Proc. IEEE/ACM Int. Symp. Nanosc. Archit. (NANOARCH), Jul. 2016, pp. 203–208.

[9] A. Amirany and R. Rajaei, "Nonvolatile, spin-based, and low-power inexact full adder circuits for computing-in-memory image processing," SPIN, vol. 9, no. 3, Sep. 2019, Art. no. 1950013.

[10] V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Low-power digital signal processing using approximate adders," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 32, no. 1, pp. 124–137, Jan. 2013.

[11] S.-H. Lin, P.-Y. Chen, and Y.-N. Lin, "Hardware design of low-power high-throughput sorting unit," IEEE Trans. Comput., vol. 66, no. 8, pp. 1383–1395, Aug. 2017.

[12] A. Amirany and R. Rajaei, "Spin-based fully nonvolatile full-adder circuit for computing in memory," SPIN, vol. 9, no. 1, Mar. 2019, Art. no. 1950007.

[13] H. Jiang, L. Liu, P. P. Jonker, D. G. Elliott, F. Lombardi, and J. Han, "A high-performance and energy-efficient FIR adaptive filter using approximate distributed arithmetic circuits," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 66, no. 1, pp. 313–326, Jan. 2019.

[14] P. Sakellariou and V. Paliouras, "Application-specific low-power multipliers," IEEE Trans. Comput., vol. 65, no. 10, pp. 2973–2985, Oct. 2016.

[15] R. Rajaei and A. Amirany, "Reliable, high-performance, and nonvolatile hybrid SRAM/MRAM-based structures for reconfigurable nanoscale logic devices," J. Nanoelectron. Optoelectron., vol. 13, no. 9, pp. 1271–1283, Sep. 2018.

[16] V. Jamshidi and M. Fazeli, "Pure magnetic logic circuits: A reliability analysis," IEEE Trans. Magn., vol. 54, no. 10, pp. 1–10, Oct. 2018.

[17] H. Thapliyal, F. Sharifi, and S. D. Kumar, "Energy-efficient design of hybrid MTJ/CMOS and MTJ/nanoelectronics circuits," IEEE Trans. Magn., vol. 54, no. 7, pp. 1–8, Jul. 2018.

[18] R. Rajaei and A. Amirany, "Nonvolatile low-cost approximate spintronic full adders for computing in memory architectures," IEEE Trans. Magn., vol. 56, no. 4, pp. 1–8, Apr. 2020.

[19] W. Wei, K. Namba, Y.-B. Kim, and F. Lombardi, "A novel scheme for tolerating single event/multiple bit upsets (SEU/MBU) in nonvolatile memories," IEEE Trans. Comput., vol. 65, no. 3, pp. 781–790, Mar. 2016.

[20] A. Amirany and R. Rajaei, "Fully nonvolatile and low power full adder based on spin transfer torque magnetic tunnel junction with spin- Hall effect assistance," IEEE Trans. Magn., vol. 54, no. 12, pp. 1–7, Dec. 2018.

[21] H. Cai et al., "MRAM-on-FDSOI integration: A bit-cell perspective," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI (ISVLSI), Jul. 2018, pp. 263–268.

[22] Z. Wang, W. Zhao, E. Deng, J.-O. Klein, and C. Chappert, "Perpendicular-anisotropy magnetic tunnel junction switched by spin- Hall-assisted spin-transfer torque," J. Phys. D, Appl. Phys., vol. 48, no. 6, Feb. 2015, Art. no. 065001.

[23] J. C. Slonczewski, "Conductance and exchange coupling of two ferromagnets separated by a tunneling barrier," Phys. Rev. B, Condens. Matter, vol. 39, no. 10, pp. 6995–7002, Apr. 1989.

[24] H. D. Chopra and S. Z. Hua, "Ballistic magnetoresistance over 3000% in Ni nanocontacts at room temperature," Phys. Rev. B, Condens. Matter, vol. 66, no. 2, Jun. 2002.

[25] Z. Wang et al., "Proposal of toggle spin torques magnetic RAM for ultrafast computing," IEEE Electron Device Lett., vol. 40, no. 5, pp. 726–729, May 2019.